h
haseeb_u4

Haseeb U

@haseeb_u4
Pakistan
Engels, Urdu
Sommige informatie wordt in het Engels weergegeven.
Over mij
🔧 I’m Haseeb, a hardware design engineer with expertise in RTL design, VHDL, SystemVerilog, FPGA development, and RISC-V architecture. I work with Xilinx, Intel, and Lattice FPGAs using tools like Vivado, Quartus, and ModelSim. I deliver synthesis-ready RTL, custom IP cores, and simulation testbenches. Whether you need FPGA prototyping, HDL optimization, or RISC-V customization, I’m here to help. Let’s build efficient and scalable digital systems!... Lees meer

Skills

h
haseeb_u4
Haseeb U
offline • 
Gemiddelde reactietijd: 1 uur

Bekijk mijn diensten

Geïntegreerde systemen en IoT
I will design rtl, verilog, systemverilog modules for fpga and asic digital desi
Geïntegreerde systemen en IoT
I will do rtl verification and uvm testbench development for fpga and asic