ASIC Design RTL Verification Verilog and SystemVerilog Engineer
Verenigd Koninkrijk
Engels, Portugees
Sommige informatie wordt in het Engels weergegeven.
Over mij
I specialize in ASIC design, RTL development, digital logic design, and hardware verification for semiconductor and embedded computing projects. My services cover Verilog, SystemVerilog, VHDL, RTL simulation, functional verification, FPGA prototyping, synthesis support, and digital IP development. I focus on structured design workflows, reliable simulation, debugging, and clear technical documentation for ASIC, FPGA, and SoC applications. Contact me to discuss your project requirements and deliverables.... Lees meer